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a b s t r a c t
ITO/ZnO/CdS/CdTe/Mo solar cells have been grown in the substrate conﬁguration by a combination of
close-space sublimation and RF sputtering. A peak efﬁciency of 8.01% was achieved. A two stage CdCl2
annealing process was developed, with the ﬁrst stage contributing to CdTe doping and the second being
linked to CdTe/CdS interdiffusion by secondary ion mass spectrometry analysis. The inclusion of a ZnO
layer between CdS and ITO layers improved performance signiﬁcantly (from η¼6% to η¼8%) by
increasing the shunt resistance, RSH, from 563 Ω cm2 to 881 Ω cm2. Cross-sectional scanning electron
microscopy highlighted the importance of the resistive ZnO layer as numerous pinholes and voids exist
in the CdS ﬁlm. Solar cell performance was also investigated as a function of CdTe thickness, with optimal
thicknesses being in the range 3–6 μm. All devices were deemed to be limited principally by a non-Ohmic
back contact, the Schottky barrier height being determined to be 0.51 eV by temperature dependent J–V
measurements. Modelling of device performance using SCAPS predicted efﬁciencies as high as 11.3% may
be obtainable upon formation of an Ohmic back-contact. SCAPS modelling also demonstrated that a
quasi-Ohmic back-contact may be achievable via inclusion of a highly p-doped (1018 cm3) buffer
layer, between CdTe and Mo, which also has an optimal electron afﬁnity (4.2 eV). The evaluation of device
processing and the in-depth characterisation presented here provides a number of insights towards the
continued improvement of substrate cell performance.
& 2014 The Authors. Published by Elsevier B.V.
1. Introduction
Recent signiﬁcant increases in CdTe photovoltaic device perfor-
mance [1] has followed a 20 year period of more modest progress [2].
The principal limitation that remains is considered to be the low
open-circuit voltage, VOC that is presently achievable (champion
devices have VOC in the range 850–900 mV) relative to CdTe's optical
band gap (1.5 eV): the inability to achieve sufﬁcient doping
densities (4 1016 cm3) due to self-compensation [3] and recombi-
nation at the CdS/CdTe interface [4] are likely explanations. Currently,
the vast majority of CdTe solar cell research is based on the metal/
CdTe/CdS/TCO/glass ‘superstrate’ conﬁguration (where TCO is trans-
parent conducting oxide) whereby device layers are deposited onto
a glass superstrate [5–7]. An alternative is the development of the
TCO/CdS/CdTe/metal ‘substrate’ conﬁguration (whereby the metal
used is typically Mo due to it having a thermal expansion coefﬁcient
similar to that of CdTe). The substrate conﬁguration offers two
signiﬁcant advantages: (a) the stages of CdTe doping and CdTe/CdS
junction formation may be optimised independently and (b) the use
of low cost, ﬂexible metal substrates may enable roll-to-roll cell
production and allow a wide range of applications, including build-
ing- and vehicle-integrated PV.
Research into substrate devices has been limited to date, with the
best reported performances being shown in Table 1 [8–14]. The
common ﬁnding for all substrate devices is that generating an Ohmic
back contact is problematic. As noted in Table 1, this may be overcome
by the inclusion of a ‘buffer layer’ between the Mo substrate and CdTe
layer to improve the contact. For instance, the devices reported by
Kranz et al. [8] and Dhere et al. [10], use Te/MoO3 and CuTe buffer
layers respectively. However, since the back contact is formed early in
the process, it must not degrade throughout the remaining high
temperature processes. In superstrate cells on the other hand, back
contact formation is the ﬁnal procedure of device fabrication and this
is not an issue. Note that the 13.6% Kranz [8], 11.3% Gretener [9] and
11.0% Dhere [10] devices were grown on Mo/glass substrates: The best
reported substrate CdTe device on a metal substrate is Kranz's 11.5%
device on Mo foil [8].
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Whereas most reports of substrate devices so far have tended
to focus on the optimisation of performance rather than in-depth
characterisation and modelling, here, all of these aspects are consid-
ered as we believe they are critical for identifying device limitations.
First, we present optimisation studies of the post-growth device
processing in order to obtain high efﬁciency substrate devices, with
particular focus on the sequencing of the Cl-doping stage. Second, an
extensive study of the effect of annealing temperature and absorber
layer thickness on device performance is presented. In-depth char-
acterisation of substrate devices is provided by focussed ion beam-
scanning electron microscopy (FIB-SEM), external quantum efﬁciency
(EQE) and current–voltage–temperature (J–V–T) measurements.
Finally, device modelling, using SCAPS [15], is presented. We report
a peak efﬁciency of 8.01% for ITO/ZnO/CdS/CdTe/Mo substrate cells
(where ITO is indium tin oxide), grown by a combination of close-
space sublimation and RF sputtering.
2. Experimental
2.1. Fabrication of ITO/CdS/CdTe/Mo substrate devices
The 50 mm50 mm Mo foil substrates (Advent, 3 N pure) were
cleaned ultrasonically in de-ionised water and dried with a N2 air
gun. CdTe ﬁlms were close space sublimation-deposited, with a
powdered source (Alfa Aesar, 5 N pure) heated to 605 1C and the
substrate held at 530 1C. Growth was performed via a two stage
process; ﬁrstly, under a static pressure of 25 Torr N2 for 2–10 min,
and then under low vacuum (101 Torr) for 1 min. Growth at the
higher pressure has been shown to nucleate larger grains [6], but
since it also acts to slow the growth rate, the ﬁlms were completed
by growth at the lower pressure. This process generated ﬁlms of
thickness 1.8–10 μm. CdS window layers of thickness 200 nm
were RF sputtered under 5 mTorr Ar for 30 min, using a target
power of 60W, with the substrate held at 200 1C. The ITO front
contact layer was also deposited by sputtering, under 1 mTorr Ar for
120 min, using a target power of 70W and with the substrate at
350 1C. Whilst this completed the basic layer structure, in some
samples an intrinsic ZnO ﬁlm was included between the CdS and
ITO layers, this also being grown by sputtering, at room tempera-
ture, under 1 mTorr Ar for 20 min, using a target power of 100 W.
The 50 mm  50 mm samples were then quartered into 25 mm
25 mm plates for device processing.
Preliminary growth runs indicated that the standard CdCl2 anneal-
ing process used for superstrate devices (typically a 20–30 min anneal
of the CdS/CdTe stack at 420 1C following CdCl2 evaporation [16]) was
ineffective for substrate cell activation. Hence, in order to optimise the
device processing, four different CdCl2 post-growth treatments were
tested, these being summarised in Table 2 and now described:
Treatment A: After CdS deposition, 200 nm CdCl2 was ther-
mally evaporated and the structures were annealed in air at 420 1C
for 30 min, with ITO being subsequently deposited, and no further
treatment being applied.
Treatment B: CdCl2 deposition and annealing conditions were
identical to treatment A but were applied prior to CdS and ITO
deposition, i.e. only the CdTe layer was treated.
Treatment C: As treatment B (i.e. after CdTe deposition) but with
the addition of a second annealing step after ITO deposition, in air at
480–580 1C air for 30 min, with no additional CdCl2 deposition.
Treatment D: No CdCl2 deposition and just a single annealing
step, after ITO deposition, in air at 480–580 1C for 30 min.
For clarity, for the remainder of this paper, the temperature of
the CdCl2 annealing step after CdTe or CdS deposition is denoted as
TCdCl2, and the temperature of the annealing step after ITO deposi-
tion is denoted as Tanneal. After layer growth and annealing, devices
were deﬁned by mechanical scribing into 2.5 mm2.5 mm
squares. Device performance parameters quoted in Tables 3 and 4
are from individual devices, whereas those plotted in Fig. 4 are
averages taken from each plate (each having 16 individual devices).
Table 1
Efﬁciency of CdTe devices grown in substrate conﬁguration on Mo substrates. The ‘buffer layer’ referred to is situated
between Mo and CdTe for all devices.
Reference Best efﬁciency (%) Comments
[8] (a) 13.6 (Mo/glass substrate), (b) 11.5 (Mo foil substrate) Te/MoO3 buffer layerþCu doping
[9] 11.3 (Mo/glass substrate) Cu/Te/MoO3 buffer layer
[10] 11.0 (Mo/glass substrate) CuxTe buffer layer
[11] 7.8 ZnTe:N buffer layer
[12] 6.5 RF sputtered CdTeþunnamed buffer
[13] 6.0 ZnTe buffer layer
[14] 6.0 CuTe buffer layer
Table 2
Annealing processes applied to substrate solar cells. Each annealing step was carried out in air for 30 min.
Treatment After CdTe dep. After CdS dep. After ITO dep.
A – 200 nm CdCl2 TCdCl2¼420 1C –
B 200 nm CdCl2 TCdCl2¼420 1C – –
C 200 nm CdCl2 TCdCl2¼420 1C – Tanneal¼480–580 1C
D – – Tanneal¼480–580 1C
Table 3
A comparison of the performance parameters of devices subjected to different
post-growth annealing processes (see Table 2 and text).
Treatment
η
(%)
JSC
(mA/cm2)
VOC
(mV)
FF
(%)
RS
(Ω.cm2)
RSH
(Ω.cm2)
A 0.62 7.22 251 34.1 18.9 75
B 1.96 15.1 365 35.5 16.2 434
C (T2nd¼560 1C) 6.05 20.2 635 47.1 12.3 563
D (T2nd¼560 1C) 1.14 9.06 367 34.2 20.4 111
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2.2. Characterisation and modelling
J–V measurements were carried out under AM1.5 illumination
using an Oriel solar simulator, and J–V–T measurements were
conducted in the dark, in the temperature range 200–350 K. EQE
data was collected using a Bentham PVE 300 EQE system with
white light bias. For secondary electron mass spectrometry (SIMS)
analysis, a O2þ ion gun (Hiden Analytical) was used to sputter the
sample (using a beam energy of 5 keV) and secondary ions were
analysed by a quadrupole detector. Cross-sectional SEM images
were generated using a FIB-milling procedure [16] in a FEI Helios
Nanolab 600: After C and Pt coating of the sample, a focussed
beam of Gaþ ions were used to mill a trench in the sample, and to
polish a cross-section. This was then imaged in secondary electron
mode in the same instrument. Modelling of solar cell J–V curves
and electronic band-diagrams was carried out using SCAPS,
v3.2.00 [15].
3. Results and discussion
3.1. The impact of the CdCl2 activation step
Fig. 1 shows the J–V curves of the best performing ITO/CdS/
CdTe/Mo devices obtained from each of the post-growth treat-
ments A–D, the shapes of the curves being representative of each
respective sample set. Table 3 shows the photovoltaic performance
parameters of these ‘best devices’. All devices described in this
comparison had a CdTe thickness, X¼470.5 μm and did not
include a ZnO layer. Those subject to treatments C and D were
done so using Tanneal¼560 1C.
All devices subject to post-growth treatment A, i.e. annealing
after CdS deposition and with no further annealing, performed
very poorly, the majority of contacts were short-circuits while the
remainder typically had ηo0.5% due to low ﬁll-factor, FF (o30%),
short-circuit current, JSC (o5 mA/cm2), and VOC (o300 mV). The
best-device from this sample set had η¼0.62%, limited by a series
resistance (RS¼18.9 Ω cm2) that is considerably greater than that
of high efﬁciency CdTe/CdS devices, and low RSH (75 Ω cm2). Here,
direct CdCl2 treatment of the CdS could induce densiﬁcation and
pinholing, and hence the creation of shunting pathways. More-
over, Singh et al. [14] report that upon direct Cl-treatment of the
CdS layer in substrate devices, there is an excessive intermixing at
the CdS/CdTe interface resulting in the entire CdS layer being
consumed and becoming CdTexS1-x, lowering VOC to0 V. Indeed,
the presence of Cl is known to enhance S diffusion into CdTe [17].
Devices subject to post-growth treatment B, i.e. annealing after
CdTe deposition and with no further annealing, also performed
poorly, with the highest efﬁciency achieved being η¼1.96%.
Nevertheless, relative to treatment A, these devices had slightly
improved VOC (in the range 200–400 mV), and JSC (5–15 mA/cm2),
whilst FF remainedo35%. Since treatment B yielded slightly higher
RSH (434 Ω cm2 for the best device,400 Ω cm2 being typical for
the sample set) than treatment A, it appears as though direct CdCl2-
treatment of CdTe is more effective than treatment of CdS/CdTe
stacks in terms of avoiding pinholing. Nevertheless RSH remains
much lower than that of high efﬁciency devices, and RS is too high
(16.2 Ω cm2 for the best device,20 Ω cm2 being typical for the
sample set).
Post-growth treatment C yielded signiﬁcant performance
enhancements, this differing from treatment B only by the inclu-
sion of a second annealing stage following ITO/CdS deposition.
Whereas the peak efﬁciency for treatment B was η¼1.96%, a device
subject to treatment C with Tanneal¼560 1C had η¼6.05%. This was
principally a result of enhancements to VOC (from 365 mV for
treatment B to 635 mV for treatment C) and FF (from 35.5% to
47.1%), implying an improvement in junction quality, this being
discussed below with support from compositional data. For treat-
ment C, RS (12.3 Ω cm2) was lower than for either treatments A or
B, and RSH (563 Ω cm2) was higher.
All devices that were subject to treatment D, which consisted of
a single annealing stage after ITO deposition but with no prior Cl-
doping, had efﬁciencies, ηo1.2%. The low VOC (367 mV for the best
device) is to be expected for devices that are not CdCl2-treated
since Cl-doping is typically necessary in order to attain sufﬁciently
high p-type doping densities.
For all devices, there is a strong roll-over of the J–V curve in the
ﬁrst quadrant, which indicates a signiﬁcantly poor back-contact.
This was expected owing to the low work function of Mo (4.36–
4.95 eV) [18] relative to CdTe (4 5.7 eV) and the absence of a back
contact buffer layer. The effect of the back contact on device
performance is investigated in more detail in Section 3.6.
From these results, it is clear that the most effective post-
growth treatment was that of using a twice-annealing process
(treatment C). Whilst the ﬁrst annealing stage, i.e. Cl-activation of
the CdTe layer, is presumed to p-type dope the CdTe, the impact of
the second annealing stage on the composition in the devices was
investigated using SIMS proﬁling. Two devices were analysed, one
subject to treatment B (having η¼1.96%) and one subject to
treatment C (having η¼6.05%). Figs. 2a and b shows the S and Cl
distributions respectively as a function of etch time for both
devices. The left edge of the plots represents the front surface of
the cell, i.e. the ITO surface. We do not quote the actual depth that
the etch time correlates to, but we infer that the depth of the CdS
layer is represented by the S peak of the single-annealed sample
(B). It is clear from the data that S diffusion into the CdTe layer is
Table 4
The best contacts from the series of devices presented in Section 3.3, showing the
effect of CdTe thickness and annealing temperature. For averaged data, see Fig. 4.
Tanneal (1C) Thickness (μm) η (%) JSC (mA/cm2) VOC (mV) FF (%)
540 1.8 0.49 5.63 219 39.8
540 3.4 0.74 9.35 261 30.4
540 6.1 3.01 18.4 478 34.2
540 10 2.08 10.5 560 35.4
560 1.8 2.08 15.9 339 38.5
560 3.4 2.98 19.8 400 37.6
560 6.1 4.29 18.0 541 44.1
560 10 2.49 9.25 622 43.4
580 1.8 5.30 21.6 581 42.3
580 3.4 5.08 22.1 578 39.7
580 6.1 4.55 18.9 581 41.5
580 10 4.29 20.4 601 35.0 Fig. 1. J–V curves of the best performing substrate devices obtained from each of
the post-growth treatments A–D. See Table 2 and the text in Section 2 for a
description of these treatments, and Table 3 for the associated solar cell perfor-
mance parameters.
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enhanced by the second annealing stage. Whilst excessive inter-
diffusion is detrimental to device performance (causing CdS
consumption), a certain level of interdiffusion is thought to assist
in the passivation of surface defects at the interface and therefore
lead to reduced interface recombination. The improvements in VOC
and JSC affected by the second annealing step are consistent with
this. There is also a distinct difference in the Cl-proﬁles of the two
devices. In the device subject to just one annealing stage (B), there
is an excess of Cl deep in the CdTe layer, towards the CdTe/Mo
interface. In the device subject to two annealing stages (C), the
deep Cl peak is not seen but there is a higher Cl concentration in
the CdS layer and throughout the remainder of the CdTe, pre-
sumably having diffused from deep in the CdTe following the
second-annealing stage. This is likely to induce morphological
changes in the junction region.
3.2. Inclusion of ZnO layer and EQE of best device
Fig. 3a shows the J–V response of devices subject to treatment C
at Tanneal¼560 1C with and without the inclusion of a ZnO layer
between the CdS and ITO layers. The device without ZnO was the
device having η¼6.05% that was presented in the previous section.
Upon inclusion of the ZnO layer, device performance is clearly
enhanced, the efﬁciency increasing to η¼8.01%. This resulted from
improvements to JSC (from 20.2 mA/cm2 to 22.4 mA/cm2), VOC
(from 635 mV to 690 mV) and FF ( from 47.1% to 51.9%). Notably
RSH is signiﬁcantly improved upon inclusion of the ZnO layer, from
563 Ω cm2 to 881 Ω cm2. This device had the best η achieved in
these experiments. The mechanism of improvement upon use of
such a high resistive layer is thought to be that it limits perfor-
mance losses by electrically ‘blocking’ shunting paths and weak
ITO/CdTe diodes (caused by pinholes), therefore increasing RSH and
VOC, this being consistent with the results presented here.
Fig. 3b shows the EQE response measured from this device. The
main features of the response from the device including a ZnO
layer are now described. A relatively ﬂat response is observed in
the spectral region 600–860 nm, peaking at80% – the drop
at860 nm being at the CdTe band-edge. There are signiﬁcant
losses in the above-gap region of the CdS (i.e. r500 nm) and a
further reduction in EQE for λo390 nm associated with absorption
by the ZnO. Note also the gradual decrease in EQE in the 500–
550 nm wavelength region, presumably associated to absorption
in alloyed CdS1-yTey for which the band-gap is lower than CdS.
A similar response was observed for the device without ZnO, the
only differences being (a) a lower efﬁciency in the CdTe region and
(b) the absence of the ZnO related absorption cut-off at 390 nm.
3.3. Effect of CdTe thickness
A series of devices with CdTe thickness, X, in the range 1.8–
10 μm were grown, subject to treatment C at Tanneal¼540–580 1C.
For all these devices, a 50 nm ZnO ﬁlm was included between the
CdS and ITO layers. The average performance parameters as a
function of X and Tanneal are plotted in Fig. 4. The parameters of the
best contacts from each plate are listed in Table 4 for reference,
although the discussion that follows generally refers to the
averaged data. In Fig. 5, typical J–V curves for devices subject to
treatment C with Tanneal¼580 1C, having different X are shown.
Note that this was an entirely new sample set and the ‘best’ device
reported in the previous section was not part of this set.
Regardless of annealing temperature the optimum CdTe thick-
ness was X¼3–6 μm, the average η being 4% in this range for
Tanneal¼580 1C. The thickness-dependency of η closely followed
that of JSC, which peaked at 18.972.1 mA/cm2 with an absorber
thickness of 3.4 μm, also for Tanneal¼580 1C.
Fig. 2. SIMS depth-proﬁles of (a) sulphur and (b) chlorine concentrations in a device subject to treatment B (single-anneal) and a device subject to treatment C (double-
anneal, Tanneal¼560 1C). The left edge of the plots represents the front surface of the cell, i.e. the ITO surface.
Fig. 3. (a) J–V curves and (b) EQE response of devices subject to treatment C at Tanneal¼560 1C with and without the inclusion of a ZnO layer.
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As well as having lower average JSC (o14 mA/cm2), the
thinnest devices (X¼1.8 μm) typically suffered from much lower
average VOC (o300 mV) than the rest of the samples resulting in
average efﬁciencies of r1.8% for all annealing temperatures. This
may directly result from the presence of micro-shorts in the
thinner CdTe layers, as suggested by Clayton et al. [19], although
this should also result in a reduction of FFwhich is not consistently
observed here. Instead, it may be attributed to the Schottky back
contact at the Mo/CdTe interface: devices with a signiﬁcant back
contact barrier are usually modelled to consist of two independent
and opposing diodes [20] (whereby the back contact diode acts to
increase RS), but in the case of thin absorber layers the depletion
region of the back contact will overlap with that of the main
junction and therefore the VOC will be reduced. In accordance with
the failure of the independent two-diode model, no rollover
should be observed, as is the case here for the thinnest device
(1.8 μm) in Fig. 5. The performance from these thinnest devices
was notably inconsistent, with one device having an efﬁciency as
high as η¼5.3% (see Table 4).
The highest VOCs (approaching 600 mV) were achieved when
using the highest annealing temperature, implying greater levels
of S and Te intermixing and/or recrystallisation of CdTe/CdS layers.
For all annealing temperatures, the VOC plateaus above a CdTe
thickness of 6 μm.
The thickest devices (10 μm) suffered from lower FF (30–35%) for
all annealing temperatures. Indeed, for the series of devices annealed
at Tanneal¼580 1C, RS increased with CdTe thickness: RS was calculated
from the slope of the typical J–V curves (Fig. 5) in forward bias to be
8.1Ω cm2 (for CdTe thickness of 1.8 μm), 14.1 Ω cm2 (3.4 μm),
14.8 Ω cm2 (6.1 μm) and 22.3Ω cm2 (10.0 μm). This may be due to
the higher probability that there exist grain boundaries perpendicular
to current ﬂow in thicker CdTe ﬁlms, or simply due to the intrinsic
resistance of the CdTe itself. Notably, however, when using a lower
annealing temperature of 540 1C, the RS for thinner CdTe ﬁlms
(3–6 μm) was equivalent to that for the 10 μm CdTe ﬁlms that had
been annealed at 580 1C, this implying that high RS is attributed to
CdTe ﬁlms being ‘undertreated’.
3.4. FIB-SEM
Fig. 6 shows secondary electron SEM images of a FIB-milled
cross-section from a ITO/ZnO/CdS/CdTe/Mo device. This device
was subject to treatment C (Tanneal¼580 1C), having a CdTe thick-
ness of1.8 μm and efﬁciency of 5.3% (taken from the sample set
presented in Section 3.2). The grains in the CdTe layer are
relatively large, extending the entire width of the ﬁlm and up to
4 μm in width. There are low-energy twin boundaries present, but
these are considered to be non-electrically active [21]. Most
notable is the existence of voids (diameter 100 nm) both in
the bulk of the CdTe and in the CdS. Moreover, the higher
magniﬁcation image (Fig. 6b) shows that there are discontinuities
(or pinholes) in the CdS ﬁlm, resulting in the ZnO coming into
contact with the CdTe. This further emphasises the importance of
using a ZnO layer if the CdS uniformity is insufﬁcient, as it
minimises the impact of weak diode regions (e.g. ITO/CdTe) which
are detrimental to VOC. It was also observed that the CdS layer is
signiﬁcantly thinner (120 nm) after the second annealing step
than directly after growth (200 nm). This further supports the
SIMS data that S diffusion into the CdTe occurs during annealing.
Fig. 4. Dependence of (a) η, (b) VOC, (c) JSC and (d) FF as a function of CdTe thickness for a range of annealing temperatures (Tanneal¼540–580 1C). Lines added as a guide to the
eye. The data points show the averages and standard deviation for up to 16 devices. See Table 4 for the best contacts from each plate.
Fig. 5. Typical J–V curves for devices subject to treatment C (Tanneal¼580 1C), with
different CdTe thicknesses (1.8–10 μm).
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3.5. J–V–T measurements
J–V–T measurements were used to determine the back contact
barrier height of a device subject to treatment C at Tanneal¼580 1C
and having a CdTe thickness of 6 μm and η¼5.5% (taken from a
new sample set). The barrier height, φB, may be extracted from the
temperature dependence of RS via the method of Bätzner et al.
[22], which assumes that RS can be expressed as a summation of
an Ohmic and an exponential component. Here, at each tempera-
ture, RS was calculated from the slope in the forward bias region of
dark J–V curves. Fig. 7a shows the experimental RS–T data for this
device, ﬁtted with Bätzner's model, which yields a barrier height
of ϕB¼ 0.51 eV. Demtsu et al. [20] state that in the two-diode
model of a photovoltaic device any barrier height that exceeds
0.5 eV is detrimental to the FF, although not necessarily to VOC.
Furthermore, by investigating the temperature dependence of
the ideality factor, n, and saturation current, J0, information about
the charge transport mechanisms operating within a device may
be yielded, as reviewed extensively by Alturkestani [23]. At each
temperature, n and J0 may be extracted from the gradient and x-
axis intercept of dark ln(J)V plots respectively, provided the
following assumption to the Shockley equation is made:
J ¼ J0 exp
qV
nkBT
 
1
 
 J0 exp
qV
nkBT
 
ð1Þ
where q is the electron charge and kB is Boltzmann's constant.
Fig. 7b shows the temperature dependence of the ideality factor, n,
and saturation current, J0 for the same device as above (subject to
treatment C, X¼6.1 μm, η¼5.5%). In the temperature range 270–
350 K, n2 which indicates that transport occurs via recombina-
tion in the depletion region [24]. The ln(J0) p1/T dependence is
also indicative of a recombination regime in this temperature
range [24]. However, below 270 K, n increases as the temperature
is reduced, which indicates that charge transport is dominated by
a multi-step tunnelling regime [25].
3.6. SCAPS modelling and use of back contact buffer layers.
Device modelling was carried out using the SCAPS simulation tool
developed by Burgelman et al. [15] in order to verify the J–V
characteristics of the best performing device of this study and to
determine to what extent the poor back contact limits device
efﬁciency. The program enables the deﬁnition of the ﬁlm stack, the
assignment of material properties (e.g. optical band gap, doping
density and type, density of states) to each ﬁlm and the inclusion of
defect states in the bulk of ﬁlms and at interfaces. For the back contact
the only variables are the work function and barrier height. To
simulate the devices reported here the material properties used by
Gloeckler et al. [26] in a SCAPS simulation of a CdTe/CdS superstrate
cell (η¼16.4%) were used as a starting point (these include band gaps,
optical properties, trap parameters) and then the model was modiﬁed
to include (a) a back contact with a work function of5.25 eV to
represent Mo; (b) a CdTe electron afﬁnity, Eea, of 4.5 eV; (c) a
maximum CdTe doping density of NA¼21015 cm3, as determined
from preliminary capacitance–voltage measurements (not shown);
(d) reduced NA in the CdTe layer towards the back contact due to the
depletion of holes affected by the Schottky barrier; and (e) increased
RS, comparable to devices reported here (10 Ω cm2). J–V curves were
simulated under AM1.5 illumination the device, and this was repeated
once the option for ‘Ohmic contact’ was selected, which generates an
Ohmic contact regardless of the properties of metal and CdTe.
Fig. 8 shows the experimental J–V curve for the best performing
device, the simulated J–V curve that represents this device, and a
simulated curve of the device with an Ohmic contact. A good
Fig. 6. Secondary electron images of FIB-milled ITO/ZnO/CdS/CdTe/Mo device cross-section: (a) Full device structure and (b) the junction region. The device was subject to
treatment C, i.e. the double-anneal process, with T2nd¼580 1C, and had efﬁciency, η¼5.3%.
Fig. 7. (a) The temperature dependence of RS, used to determine the back contact barrier height, ϕB. (b) Temperature dependence of the ideality factor, n, and the saturation
current, J0. This data was taken from a device subject to treatment C (Tanneal¼580 1C), having a CdTe thickness of 6 μm and for which η¼5.5%.
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agreement between the experimentally determined performance
parameters (η¼8.01%, JSC¼22.4 mA/cm2, VOC¼690 mV, FF¼51.9%)
and the simulated parameters (η¼8.02%, JSC¼22.4 mA/cm2,
VOC¼694 mV, FF¼51.6%) was achieved. Upon implementation of an
Ohmic contact, the simulation suggests these may be increased to
η¼11.3%, JSC¼22.9 mA/cm2, VOC¼792 mV and FF¼62.3%, with the
curve showing no rollover. This demonstrates that the back contact-
ing to our device is signiﬁcantly hindering device performance and
that the efﬁciency shortcoming of our devices relative to those of
Kranz et al. [8] is largely attributable to the poor back contact.
The SCAPS model was also used to assess the impact of
including various types of back contact buffer layer (with high
p-type doping and/or optimised electronic band structure), between
Mo and CdTe. A buffer layer of 500 nm thickness was added to the
device model between CdTe and Mo, with all properties being kept
the same as that of CdTe (e.g. optical band-gap, dielectric permittiv-
ity, densities of states, electron and hole mobilities), but with the
value of its electron afﬁnity, Eea, or p-type doping density, NA, being
modiﬁed. The chosen values of the buffer layers' doping density and
electron afﬁnity are listed in Table 5, along with the simulated
performance parameters of the devices upon the buffer layers’
inclusion. The electronic band diagrams at the Mo/buffer layer/CdTe
interfaces, also generated by SCAPS (at zero bias in the dark), for each
of the simulated buffer layers are shown in Fig. 9.
With no buffer layer present the modelling was exactly the
same as for the ﬁt to the experimental data in Fig. 8 for which the
efﬁciency was 8%. The band diagram for this device (Fig. 9a) shows
there is a barrier height of 0.38 eV, this being slightly lower than
the experimental value (presumably due to the simulation being
carried out at zero bias).
By choosing a buffer layer with an electron afﬁnity (4.2 eV)
such that it's work function, ψ, lies between the values of the metal
and CdTe (i.e. 5.25 eVoψo5.9 eV), the barrier at the back contact
can be split into two smaller barriers (Fig. 9b). The effect of this
was to signiﬁcantly improve the VOC (from 690 mV to 790 mV) and
consequently η (from 8.0% to 10.6%). Alternatively, by choosing a
highly p-doped (1018 cm3) buffer layer, the barrier at the metal/
buffer interface is large but narrow (Fig. 9c), allowing tunnelling to
occur, and an improvement in η (to 9.7%) is achieved. Indeed, this
Fig. 8. J–V data for highest efﬁciency (η¼8.01%) substrate cell overlapped with
modelled J–V data from SCAPS software (η¼8.02%). By inclusion of an Ohmic back
contact in the model, the predicted performance was improved to 11.3%.
Table 5
Performance characteristics of substrate conﬁguration devices given by SCAPS
software when various back contact buffer layers are added to the original
structure.
Buffer layer
NA
Buffer layer
Eea
Buffer
thickness
η (%)
VOC
(mV)
JSC (mA/
cm2)
FF
(%)
No buffer (CdTe) – 8.02 694 22.4 51.6
1015 cm3 4.2 eV 500 nm 10.61 791 22.4 59.9
1018 cm3 4.5 eV 500 nm 9.65 772 22.3 56.1
1018 cm3 4.2 eV 500 nm 11.32 794 22.5 63.4
Fig. 9. Electronic band diagrams (at zero bias in the dark) generated using SCAPS focussing on the back contact region and the effect of the use of various buffer layers, each
having a thickness of 500 nm. (a) No buffer layer, (b) NA¼1015 cm3 and Eea¼4.2 eV, (c) NA¼1018 cm3 and Eea¼4.5 eV, (d) NA¼1018 cm3 and Eea¼4.2 eV.
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approach is used for the formation of Ohmic contacts to super-
strate CdTe devices: the CdTe back surface is usually chemically
etched to generate a Te-rich surface making it highly p-type.
However, for substrate cells, etching of the back surface is not
possible. To yield a performance as high as that achieved with an
Ohmic contact (11.3%, represented by the solid J–V curve in Fig. 8),
a buffer layer that is both highly doped and has an ideal electron
afﬁnity should be included (Fig. 9d), this generating one small
barrier at the buffer layer/CdTe interface (0.12 eV) and one narrow
barrier at the metal/buffer layer interface (0.26 eV). These results
demonstrate what properties a buffer layer must possess, and they
imply that the shortcoming of our devices is dominated by the
non-Ohmic back contact. Fahrenbruch [27] has reviewed similar
methods to those proposed here, citing CuxTe, Sb2Te3 and ZnTe:N
as potential buffer layer materials with sufﬁciently high NA
(1021,1020 and1018 cm3 respectively) but no materials with
ψmetaloψoψCdTe.
4. Conclusions
A peak efﬁciency of 8.01% has been achieved for substrate
conﬁguration CdTe solar cells, with the device architecture ITO/
ZnO/CdS/CdTe/Mo.
Initially, the effect of varying the sequence of the CdCl2 activation
step was investigated. It was shown to be optimal to use a double-
annealing process; (a) CdCl2 deposition onto the CdTe layer acts to
dope the CdTe and (b) high temperature (4 560 1C) annealing
following CdS and ITO deposition improves the junction quality by
enhancing S and Te interdifussion. Increased S diffusion into the CdTe
layer following the second annealing stage was demonstrated using
SIMS analysis and supported by the observation that the CdS layer is
thinner following the second anneal than immediately after growth.
Other post-growth treatments that involved just a single-annealing
step resulted in generally low efﬁciencies (ηo2%).
Improvements to device efﬁciency were made by including a
ZnO layer between the CdS and ITO. These improvements were
mainly realised through increased VOC and RSH therefore it is
presumed that the ZnO layer limits the detrimental effects caused
by pinholes. Indeed, voids and pinholes in the CdS layer were
observed in FIB-SEM images.
The effect of the thickness of CdTe on device performance was
also studied, with the optimum thickness being in the range
3–6 μm. Devices with thinner CdTe (1.8 μm) suffered from poor
VOC, whereas those with thicker CdTe layers (10 μm) had low FF
due to increased RS.
The J–V curves of all devices studied here exhibited signiﬁcant
roll-over, this being attributed to a non-Ohmic back contact, the
barrier height being determined to be as high as 0.51 eV from J–V–T
measurements. J–V–T measurements also indicate that in the
temperature range 270–350 K, charge transport is dominated by
recombination in the depletion region, whereas at lower tempera-
ture a multi-step tunnelling regime operates.
SCAPS modelling implied that the non-Ohmic contact was the
principal limiting factor to efﬁciency for these devices, and that
the successful formation of an Ohmic contact would yield efﬁ-
ciencies equivalent to the highest reported for substrate cells.
A quasi-Ohmic contact may be achieved through inclusion of a
buffer layer (at the Mo/CdTe interface) which is highly p-doped
(1018 cm3) and has an electron afﬁnity4.2 eV.
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